Accelerating Data Intelligence
Customer Portal
Login
Register
5G
Overview
Accelerated Infrastucture
5G UPF Acceleration
Products
QUAZAR – FPGA Memory IC
Overview
QPR 8 – 1Gb
QPR 4 – 576Mb
Replacing 4 – 8 QDRs
Quazar v. Blazar
BLAZAR – FPGA Accelerator Engine IC
Overview
Bandwidth Engine 3
Bandwidth Engine 2
Programmable HyperSpeed Engine (PHE)
RTL Memory Controller
STELLAR – FPGA Virtual Accelerator Engine IP
Overview
Stellar Packet Classification Platform
Accelerator Engine Strategy
LINESPEED 100G PHYs
Overview
100G Multi-Link Gearbox (MLG)
100G Retimer with RS-FEC
100G Gearbox with RS-FEC
10 Lane Full Duplex 25G Retimer
Multi-Channel Mux/Demux
Use Cases
VIRTUAL ACCELERATOR ENGINES
Anti-DDoS
Network Firewalls
Cloud and Enterprise Datacenters
ACCELERATOR ENGINES
FPGA Acceleration
FPGA Reference Designs
Edge Router
Routers
LINESPEED
Redundant Link Mode
Multiplexing and Demultiplexing
Technology
ACCELERATOR ENGINE TECHNOLOGY
Accelerator Engines
Serial vs Parallel Memories
Advanced Accelerator In-Memory Function
Dual Port / Pipeline
VIRTUAL ACCELERATOR TECHNOLOGY
Virtual Acceleration Technology
Stellar Packet Classification Platform
OTHER
In Memory Functions – Fixed Functions (BURST/RMW)
PHE – 32 RISC Core Architecture
Instruction Set
GigaChip Interface (IP)
Blog
5G UPF
High Speed Board Design
Power Saving Tips
Finding the Right TCAM Alternative
Other Blogs
Resources
KNOWLEDGE BASE
Newsletters
Solution Notes
Application Notes
Design Guidelines
Selector Guidelines
WEBINARS
5G UPF Acceleration
High Speed Board Design
Virtualized Acceleration: The Mosys Approach
High Speed Board Design
Test & Measurment
WHITE PAPERS
Quazar QPR (Quad Partition Rate) Architecture
Stellar Virtual Accelerator Engines
Chiplet Interconnect – Parallel or Serial?
Test & Measurment
DEVELOPMENT KITS
Cheetah PCIe Dev Kit
FMC Dev Kits
Intel Dev Kit
Other Dev Kits
Partners
News
Articles
Press Releases
About Us
Company
MoSys Leadership
Contact App Support
Sales Offices
Contact Sales
MoSys Quality Policy
Career Opportunities
Legal
Licensing Agreement
Copyright Notice
Terms of Use
Privacy Policy
Patent Notice
Investor Relations
Corporate Governance
Press Room
Investment FAQ
SEC Filings
IRS Forms
Accelerating Data Intelligence
5G
Overview
Accelerated Infrastucture
5G UPF Acceleration
Products
QUAZAR – FPGA Memory IC
Overview
QPR 8 – 1Gb
QPR 4 – 576Mb
Replacing 4 – 8 QDRs
Quazar v. Blazar
BLAZAR – FPGA Accelerator Engine IC
Overview
Bandwidth Engine 3
Bandwidth Engine 2
Programmable HyperSpeed Engine (PHE)
RTL Memory Controller
STELLAR – FPGA Virtual Accelerator Engine IP
Overview
Stellar Packet Classification Platform
Accelerator Engine Strategy
LINESPEED 100G PHYs
Overview
100G Multi-Link Gearbox (MLG)
100G Retimer with RS-FEC
100G Gearbox with RS-FEC
10 Lane Full Duplex 25G Retimer
Multi-Channel Mux/Demux
Use Cases
VIRTUAL ACCELERATOR ENGINES
Anti-DDoS
Network Firewalls
Cloud and Enterprise Datacenters
ACCELERATOR ENGINES
FPGA Acceleration
FPGA Reference Designs
Edge Router
Routers
LINESPEED
Redundant Link Mode
Multiplexing and Demultiplexing
Technology
ACCELERATOR ENGINE TECHNOLOGY
Accelerator Engines
Serial vs Parallel Memories
Advanced Accelerator In-Memory Function
Dual Port / Pipeline
VIRTUAL ACCELERATOR TECHNOLOGY
Virtual Acceleration Technology
Stellar Packet Classification Platform
OTHER
In Memory Functions – Fixed Functions (BURST/RMW)
PHE – 32 RISC Core Architecture
Instruction Set
GigaChip Interface (IP)
Blog
5G UPF
High Speed Board Design
Power Saving Tips
Finding the Right TCAM Alternative
Other Blogs
Resources
KNOWLEDGE BASE
Newsletters
Solution Notes
Application Notes
Design Guidelines
Selector Guidelines
WEBINARS
5G UPF Acceleration
High Speed Board Design
Virtualized Acceleration: The Mosys Approach
High Speed Board Design
Test & Measurment
WHITE PAPERS
Quazar QPR (Quad Partition Rate) Architecture
Stellar Virtual Accelerator Engines
Chiplet Interconnect – Parallel or Serial?
Test & Measurment
DEVELOPMENT KITS
Cheetah PCIe Dev Kit
FMC Dev Kits
Intel Dev Kit
Other Dev Kits
Partners
News
Articles
Press Releases
About Us
Company
MoSys Leadership
Contact App Support
Sales Offices
Contact Sales
MoSys Quality Policy
Career Opportunities
Legal
Licensing Agreement
Copyright Notice
Terms of Use
Privacy Policy
Patent Notice
Investor Relations
Corporate Governance
Press Room
Investment FAQ
SEC Filings
IRS Forms
Home
Archive for category: "Application Blog"
(Page 5)
Two Roads Diverge: How To Accelerate Your Future Part 2: Software
May 14, 2020
Read more
Two Roads Diverge: How To Accelerate Your Future Part I: Hardware
May 12, 2020
Read more
Save 2-8 System Operations with In-Memory Functions (Part 2 RMW)
May 7, 2020
Read more
Save 2-8 System Operations with In-Memory Functions (Part 1 BURST)
May 5, 2020
Read more
Cyber Security in Turbulent Times Part 2 of 2
April 30, 2020
Read more
Cyber Security in Turbulent Times Part I of 2
April 28, 2020
Read more
Dense 10GbE Breakout with MoSys LineSpeed™ Flex PHY
April 22, 2020
Read more
Solving Bottlenecks: Let’s Do The Math
April 20, 2020
Read more
There is a New Type of Memory (EFAM) in Town Part 2 of 2
April 13, 2020
Read more
Previous page
1
…
4
5
6
…
8
Next page
Latest Blog Posts
Why Use SerDes to Talk to Memories? – Part 1 of 2
March 23, 2021
MoSys Use Case Packet Classification in Cloud and Enterprise Datacenters Keeping Up With LPM Routing Demand
March 17, 2021
Future Proofing Your Next Design
February 17, 2021
Increasing 40Gb Ethernet Link Density with the MoSys LineSpeed™ Flex Mux/Demux PHY Device
February 11, 2021
Kick Off 2021 with MoSys
January 12, 2021
